

## ENHANCED 8B/10B ENCODING/DECODING AND APPLICATIONS THEREOF

Joseph Neil Kryzak

Charles W. Boecker

5

BACKGROUND OF THE INVENTIONTECHNICAL FIELD OF THE INVENTION

**[0001]** This invention relates generally to communication systems and more particularly to encoding/decoding of data within such communication systems.

10

DESCRIPTION OF RELATED ART

**[0002]** Communication systems are known to transport large amounts of data between a plurality of end user devices. Such end user devices include telephones, facsimile machines, computers, television sets, cellular phones, personal digital assistants, et cetera. As is also known, such communication systems may be local area networks (LAN) and/or wide area networks (WAN). A local area network is generally understood to be a network that interconnects a plurality of end user devices distributed over a localized area (e.g., up to a radius of 10 kilometers). For example, a local area network may be used to interconnect workstations distributed within an office of a single building or a group of buildings, to interconnect Internet computer based equipment distributed around a factory or hospital, et cetera.

15

20

25

**[0003]** A wide area network is generally understood to be a network that covers a wide geographic area. Wide area networks include both public data networks and enterprise wide private data networks. A public data network is established and operated by a national network administrator specifically for data transmission. Such public data networks facilitate the interworkings of equipment from different manufacturers. Accordingly, standards by the ITU-

30

35

T have been established for conveying data within public data networks. Currently, there are two main types of public data networks: packet switched public data networks and circuit switched public data networks. For example, the public switched telephone network is a circuit switched public data network while the Internet is a packet switched public data network. Other examples of wide area networks include integrated service digital networks (ISDN) and broadband multi-service networks.

10   **[0004]**   As is further known, communication systems may be networked together to yield larger communication systems, where such networking is typically referred to as internetworking. Internetworking is achieved via internetworking units that allow communication networks using the same or different protocols to be linked together. 15 The internetworking units may be routers, gateways, protocol converters, bridges, and/or switches.

20   **[0005]**   Regardless of the type of communication system (e.g., LAN, WAN, internetworking LAN and/or WAN), each communication system employs a data conveyance protocol to ensure that data is accurately conveyed within the system. All such data conveyance protocols are based on layers 1, 2, 3, and/or 4 of the open system interconnection (OSI) seven layer reference model. As is known, the layers include a physical layer (layer 1), a data link layer (layer 2), a 25 network layer (layer 3), a transport layer (layer 4), a session layer (layer 5), a presentation layer (layer 6), and an application layer (layer 7).

30   **[0006]**   In general, a protocol is a formal set of rules and conventions that govern how each end user device and/or data terminal equipment (i.e., the infrastructure equipment of the communication system) exchanges information within the communication system. A wide variety of protocols exist, but can generally be categorized in the one of four 35 types of protocols: a local area network protocol, a wide

area network protocol, a routing protocol, or a network protocol. Local area network protocols operate at the physical and data link layers and define communication over various local area network and media. Wide area network protocols operate at the lowest three layers of the OSI model and define communication over the various wide area media. Routing protocols are network layer protocols that are responsible for path determination and traffic switching. Network protocols are the various upper layer protocols that exist in a given protocol suite. Examples of such protocols include asynchronous transfer mode (ATM), frame relay, TCP/IP, Ethernet, et cetera. Typically, such protocols include an encoding/decoding and/or scrambling/descrambling scheme. As is known, an encoding/decoding scheme enhances the reliability of data conveyances by encoding and/or scrambling data to include extra bits with the data to produce a code word. When the code word is received by the corresponding decoder and/or descrambler, it utilizes the extra bits to determine if the data was received without error. If the data was received without error, the decoder and/or descrambler uses the extra bits to determine and subsequently correct the error.

**[0007]** One such coding scheme is 8b/10b encoding, which, in general, takes 8-bits of input data and encodes it into a 10-bit code word. The basic concepts of 8b/10b encoding are disclosed in US Patent Number 4,486,739 (hereinafter referred to as the "739 Patent"). As taught in the 739 Patent, 8b/10b encoding is done in 2 parts: a 5-bit-to-6-bit part and a 3-bit-to-4-bit part. The 5-bit-to-6-bit part receives 5-bits of the 8-bit input data and a running disparity value. The 5-bit-to-6-bit part converts the 5-bits of input into a 6-bit code word based on the value of the 5-bits of input, the received running disparity, and an expected running disparity. In addition, the 5-bit-to-6-bit part generates an output running disparity for the 6-bit

code word based on the value of the 5-bits of input and the received running disparity.

**[0008]** For example, as shown in Table I of the 739 Patent, the 5-bits of input are in the column labeled A, B, C, D & E, the expected running disparity is in the column labeled D-1, the 6-bit output is in the column labeled a, b, c, d, e, & i or the alternate column a, b, c, d, e & i, and the outputted running disparity is in the column labeled D0. For certain values of the 5-bits of input, the expected running disparity column includes an X, indicating a logical don't-care, such that the 5-bits is always converted into the 6-bit code word of column a-i. Further, for such values of the 5-bits of input, the outputted running disparity equals the received running disparity. For instance, a 5-bit input of 10100 is encoded into 101001 and the outputted running disparity equals the received running disparity.

**[0009]** For the remainder of the values of the 5-bits of input, the 6-bit code word is from the lower case a-i column when the received running disparity equals the expected running disparity and the outputted running disparity is positive when the number of 1's is greater than the number of 0's in the 6-bit code word, is negative when the number of 1's is less than the number of 0's in the 6-bit code word, and equals the received running disparity when the number of 1's equals the number of 0's. If, however, the received running disparity does not equal the expected running disparity, the 6-bit code word is selected from the alternate lower case a-i column and the outputted running disparity is inverted. For example, if the 5-bits of input is equal to 00000, and the received running disparity equals the expected running disparity, then the 6-bit code word is 011000 and the outputted running disparity is negative. If, however, for the 5-bits of input equal to 00000, the received running disparity does not equal the expected running disparity, the 6-bit code word is 100111 and the outputted running disparity is positive.

**[0010]** The encoding of the 3-bits of input into a 4-bit code word is shown in Table II and functions in a similar way as the encoding of 5-bits into 6-bits. The received running disparity for the 3-bit-to-4-bit section is the outputted running disparity from the 5-bit-to-6-bit section and the outputted running disparity for the 8b/10b encoder corresponds to the running disparity outputted by the 3-bit-to-4-bit section. The decoding of a 10-bit code word, which is the combination of a 6-bit code word and a 4-bit code word, is shown in Tables IV and V and is essentially the same process as 8b/10b encoding but in reverse.

**[0011]** By utilizing the circuitry illustrated in the 739 Patent to generate the running disparities and implementing such circuitry on an integrated circuit using 0.18 micron CMOS technology, the propagation delay from receiving the running disparity to producing the output running disparity is approximately 5.1 nanoseconds. If the data rate for the 8-bit input is less than 196 megahertz (i.e.,  $1/5.1$  nanoseconds), then the propagation delay to calculate the outputted running disparity is not a limiting factor in 8b/10b encoding. However, the calculation of the running disparity is a limiting factor for data rates over 196 megahertz and thus limits the maximum data rate for 8b/10b encoding utilizing the teachings of the 739 Patent to a maximum of 196 megahertz for an 8-bit input. Thus, if data rates greater than 196 megahertz are to be achieved, the propagation delay for calculating the running disparity must be decreased.

**[0012]** The running disparity calculation propagation delay is also a limitation when 8b/10b encoders are bonded together to achieve 16b/20b encoding, 24b/30b encoding, and/or 32b/40b encoding.

**[0013]** Therefore, a need exists for an improved method and apparatus of 8b/10b encoding/decoding that reduces the running disparity calculation time.

BRIEF SUMMARY OF THE INVENTION

**[0014]** The 8b/10b encoding/decoding of the present invention substantially meets these needs and others. In one embodiment, 8b/10b encoding begins when an input running disparity is received. The processing then continues by receiving an 8-bit input that includes a 5-bit input portion and a 3-bit input portion. The processing then continues by determining, in parallel, a 6-bit running disparity (i.e., the outputted running disparity for the 5-bit to 6-bit part of an 8b/10b encoder) and a 4-bit running disparity (i.e., the outputted running disparity for the 3-bit to 4-bit part of an 8b/10b encoder). The 6-bit running disparity is based on a 1<sup>st</sup> possible 6-bit expected running disparity, a 2<sup>nd</sup> possible 6-bit expected running disparity, the input running disparity, and the 5-bit digital input portion. The 4-bit running disparity is based on the 1<sup>st</sup> possible 6-bit expected running disparity, the 2<sup>nd</sup> possible 6-bit expected running disparity, a 1<sup>st</sup> possible 4-bit expected running disparity, a 2<sup>nd</sup> possible 4-bit expected running disparity, the input running disparity and the 3-bit digital input portion. The processing then continues by determining a 6-bit output based on the 6-bit running disparity and the 5-bit input portion. The processing then continues by determining a 4-bit output based on the 4-bit running disparity and the 3-bit input portion. The resulting 10-bit encoded output is the combination of the 6-bit output and the 4-bit output. With such a method, and apparatus thereof, the calculation time for determining a running disparity is substantially reduced such that data rates in excess of 200 megahertz for 8-bit inputs can be readily achieved.

**[0015]** In another embodiment, parallel 8b/10b encoding may be achieved by initially receiving an N by 8-bit digital input, where the "N" indicates the number of 8b/10b encoders coupled in parallel, or bonded together. The processing continues by performing, in parallel, 8b/10b encoding of N 8-bit input values of the N by 8-bit input based on a

plurality of running disparities for the N by 8-bit input. Each of the N 8-bit input values includes a 5-bit input portion and a 3-bit input portion. For example, if N corresponds to 4, such that four 8-bit/10-bit encoders are used, then each 8-bit/10-bit encoding process operates in parallel, with each receiving 8 bits of a 32-bit input. In addition, each 8-bit/10-bit encoding process produces its own running disparity and receives, as its input running disparity, the outputted running disparity from the preceding 8-bit/10-bit encoding process in a daisy-chain manner. The processing then continues by performing, in series, a running disparity calculation for each of the N 8-bit input values to produce the plurality of running disparities for the N by 8-bit digital input. The performing of the running disparity calculation for one of the running disparities includes determining, in parallel, a 6-bit running disparity and a 4-bit running disparity.

**[0016]** In another embodiment, decoding of an 8-bit/10-bit encoded data word begins by receiving a 10-bit encoded data word having a 6-bit section and a 4-bit section. The processing continues by receiving a running disparity. The processing then continues by determining, in parallel, a 6-bit running disparity and a 4-bit running disparity. The process then continues by determining a 5-bit decoded value based on the 6-bit running disparity in the 6-bit section. The processing then continues by determining a 3-bit decoded value based on the 4-bit running disparity in the 4-bit section. The 5-bit decoded value and the 3-bit decoded value provide an 8-bit decoded value.

**[0017]** In another embodiment, a method for parallel 8-bit/10-bit decoding begins by receiving an encoded N by 10-bit input, where N corresponds to the number of 8b/10b decoding processes coupled in parallel. The processing then proceeds by performing, in parallel, 8b/10b decoding of N 10-bit input values of the encoded N by 10-bit input based on a plurality of running disparities. The processing then

continues by performing, in series, a running disparity calculation for each of the N 10-bit input values to produce the plurality of running disparities. The performance of a running disparity calculation that produces one of the  
5 plurality of running disparities includes determining, in parallel, a 4-bit running disparity and a 6-bit running disparity.

**[0018]** In any embodiment, the 8-bit/10-bit encoding/decoding and/or the parallel 8-bit/10-bit encoding/ decoding  
10 in accordance with the present invention may be utilized within a multi-gigabit transceiver. Such a multi-gigabit transceiver, or multiple multi-gigabit transceivers, may incorporated in a programmable logic device to provide a high-speed interface that transceive serial data in the  
15 multiple giga-bit-per-second (Gbps) range. This speed is achievable, at least in part, because the determination of the 6-bit running disparity and 4-bit running disparity are done in parallel, which substantially reduces the overall calculation time for producing a running disparity.

20

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

**[0019]** Figure 1 is a schematic block diagram of a programmable logic device in accordance with the present invention;

25 **[0020]** Figure 2 is a schematic block diagram of a programmable multi-gigabit transceiver in accordance with the present invention;

**[0021]** Figure 3 is a schematic block diagram of a programmable receive physical coding sub-layer (PCS) module  
30 in accordance with the present invention;

**[0022]** Figure 4 is a schematic block diagram of a programmable transmit physical coding sub-layer (PCS) module in accordance with the present invention;

**[0023]** Figure 5 is a schematic block diagram of an 8-  
35 bit/10-bit encoder in accordance with the present invention;



**[0024]** Figure 6 is a schematic block diagram of a 8-bit/10-bit decoder in accordance with the present invention;

**[0025]** Figure 7 is a schematic block diagram of a 32-bit/40-bit encoding process in accordance with the present invention;

**[0026]** Figure 8 is a schematic block diagram of a 32-bit/40-bit decoding process in accordance with the present invention;

**[0027]** Figure 9 is a functional diagram of generating the 4-bit and 6-bit running disparities in accordance with the present invention;

**[0028]** Figure 10 is a logic diagram of a method for 8-bit/10-bit encoding in accordance with the present invention;

**[0029]** Figure 11 is a logic diagram of a method for parallel 8-bit/10-bit encoding in accordance with the present invention;

**[0030]** Figure 12 is a logic diagram of a method for 8-bit/10-bit decoding in accordance with the present invention; and

**[0031]** Figure 13 is a logic diagram of a method for parallel 8-bit/10-bit decoding in accordance with the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

**[0032]** Figure 1 is a schematic block diagram of a programmable logic device 10 that includes programmable logic fabric 12, a plurality of programmable multi-gigabit transceivers (PMGT) 14-28 and a control module 30. The programmable logic device 10 may be, for example, a programmable logic array device, a programmable array logic device, an erasable programmable logic device, and/or a field programmable gate array (FPGA). When the programmable logic device 10 is a field programmable gate array (FPGA), the programmable logic fabric 12 may be implemented as, for

instance, a symmetric array configuration, a row-based configuration, a sea-of-gates configuration, and/or a hierarchical programmable logic device configuration. The programmable logic fabric 12 may further include at least  
5 one dedicated fixed processor, such as a microprocessor core, to further facilitate the programmable flexibility offered by a programmable logic device 10.

**[0033]** The control module 30 may be contained within the programmable logic fabric 12 or it may be a separate module.

10 In either implementation, the control module 30 generates the control signals to program each of the transmit and receive sections of the programmable multi-gigabit transceivers 14-28. In general, each of the programmable multi-gigabit transceivers 14-28 performs a serial-to-  
15 parallel conversion on received data and performs a parallel-to-serial conversion on transmit data. The parallel data may be 8-bits, 16-bits, 32-bits, 64-bits, et cetera wide. Typically, the serial data will be a 1-bit stream of data that may be a binary level signal, multi-  
20 level signal, etc. Further, two or more programmable multi-gigabit transceivers may be bonded together to provide greater transmitting speeds. For example, if multi-gigabit transceivers 14, 16 and 18 are transceiving data at 3.125 gigabits-per-second, the transceivers 14-18 may be bonded  
25 together such that the effective serial rate is 3 times 3.125 gigabits-per-second.

**[0034]** Each of the programmable multi-gigabit transceivers 14-28 may be individually programmed to conform to separate standards. In addition, the transmit path and  
30 receive path of each multi-gigabit transceiver 14-28 may be separately programmed such that the transmit path of a transceiver is supporting one standard while the receive path of the same transceiver is supporting a different standard. Further, the serial rates of the transmit path  
35 and receive path may be programmed from 1 gigabit-per-second to tens of gigabits-per-second. The size of the parallel

data in the transmit and receive sections, or paths, is also programmable and may vary from 8-bits, 16-bits, 32-bits, 64-bits, et cetera.

**[0035]** Figure 2 is a schematic block diagram of one embodiment of a representative one of the programmable multi-gigabit transceivers 14-28. As shown, the programmable multi-gigabit transceiver includes a programmable physical media attachment (PMA) module 32, a programmable physical coding sub-layer (PCS) module 34, a programmable interface 36, a control module 35, a PMA memory mapping register 45 and a PCS register 55. The control module 35, based on the desired mode of operation for the individual programmable multi-gigabit transceiver 14-28, generates a programmed deserialization setting 66, a programmed serialization setting 64, a receive PMA\_PCS interface setting 62, a transmit PMA\_PCS interface setting 60, and a logic interface setting 58. The control module 35 may be a separate device within each of the multi-gigabit transceivers and/or included within the control module 30. In either embodiment of the PMGT control module 35, the programmable logic device control module 30 determines the corresponding overall desired operating conditions for the programmable logic device 10 and provides the corresponding operating parameters for a given multi-gigabit transceiver to its control module 35, which generates the settings 58-66.

**[0036]** The programmable physical media attachment (PMA) module 32 includes a programmable transmit PMA module 38 and a programmable receive PMA module 40. The programmable transmit PMA module 38 is operably coupled to convert transmit parallel data 48 into transmit serial data 50 in accordance with the programmed serialization setting 64. The programmed serialization setting 64 indicates the desired rate of the transmit serial data 50, the desired rate of the transmit parallel data 48, and the data width of the transmit parallel data 48. The programmable receive PMA

module 40 is operably coupled to convert receive serial data 52 into receive parallel data 54 based on the programmed deserialization setting 66. The programmed deserialization setting 66 indicates the rate of the receive serial data 52, the desired rate of the receive parallel data 54, and the data width of the receive parallel data 54. The PMA memory mapping register 45 may store the serialization setting 64 and the deserialization setting 66.

**[0037]** The programmable physical coding sub-layer (PCS) module 34 includes a programmable transmit PCS module 42 and a programmable receive PCS module 44. The programmable transmit PCS module 42, which will be described in greater detail with reference to Figure 4, receives transmit data words 46 from the programmable logic fabric 12 via the programmable interface 36 and converts them into the transmit parallel data 48 in accordance with the transmit PMA\_PCS interface setting 60. The transmit PMA\_PCS interface setting 60 indicates the rate of the transmit data words 46, the size of the transmit data words (e.g., 1-byte, 2-bytes, 3-bytes, 4-bytes, et cetera) and the corresponding transmission rate of the transmit parallel data 48. The programmable receive PCS module 44, which will be described in greater detail with reference to Figure 3, converts the receive parallel data 54 into receive data words 56 in accordance with the receive PMA\_PCS interface setting 62. The receive PMA\_PCS interface setting 62 indicates the rate at which the receive parallel data 54 will be received, the width of the parallel data 54, the transmit rate of the receive data words 56 and the word size of the receive data words 56.

**[0038]** The control module 35 also generates the logic interface setting 58 that provides the rates at which the transmit data words 46 and receive data words 56 will be transceived with the programmable logic fabric 12. Note that the transmit data words 46 may be received from the programmable logic fabric 12 at a different rate than the

received data words 56 are provided to the programmable logic fabric 12.

**[0039]** As one of average skill in the art will appreciate, each of the modules within the PMA module 32 and  
5 PCS module 34 may be individually programmed to support a desired data transfer rate. The data transfer rate may be in accordance with a particular standard such that the receive path, i.e., the programmable receive PMA module 40 and the programmable receive PCS module 44, may be  
10 programmed in accordance with one standard while the transmit path, i.e., the programmable transmit PCS module 42 and the programmable transmit PMA module 38, may be programmed in accordance with another standard.

**[0040]** Figure 3 is a schematic block diagram of a  
15 programmable receive PCS module 44 that includes a programmable data alignment module 70, a programmable descramble and decode module 72, a programmable storage module 74, and a programmable decode and verify module 76. The programmable data alignment module 70 includes a  
20 synchronous state machine 78, a value detect realign module 80, a block synchronization module 82, and a multiplexer 84. The programmable descramble and decode module 72 includes a 64b/66b descrambling module 88, an 8b/10b decoding module 86 and a multiplexer 90. The programmable storage module 74  
25 includes a channel bonding module 94, an elastic storage buffer 92 and a multiplexer 96. The programmable decode and verify module 76 includes a receiver CRC (cyclic redundancy check) module 100, a 64b/66b decoding module 98, and a multiplexer 102.

**[0041]** In operation, the programmable data alignment  
30 module 70 receives the receive parallel data 54. Based on the receive PMA\_PCS interface setting 62, the receive parallel data 54 may be passed via multiplexer 84 without processing, may be processed by the value detect realign  
35 module 80 and then passed via multiplexer 84 and/or further processed via the block synchronization module 82. As such,

the setting 62 may bypass the programmable data alignment module 70, perform a value detection realignment and pass the realigned data and/or further utilize block synchronization, which is typically used for 10 gigabits-per-second signaling. The synchronization state machine 78 coordinates the alignment of the receive parallel data 54 via the value detect realign 80 and the block synchronization module 82. In addition, once the value detect realign module 80 indicates that the data is valid and the block synchronization module 82 indicates that the PCS module is now in sync with the receive parallel data 54, the sync state machine 78 generates a lock signal.

**[0042]** The controls of the value detect realign module 80 include receive polarity of the signal, alignment information, et cetera.

**[0043]** The programmable descramble and decode module 72 receives the output of multiplexer 84 and, based on setting 62, either passes the data via multiplexer 90, descrambles it via the 64b/66b descrambler 88, or decodes it via the 8b/10b decode module 86. The 64b/66b descrambling module 88 is further described in co-pending patent application entitled "FRAMING OF TRANSMIT ENCODED DATA AND LINEAR FEEDBACK SHIFTING" by Joseph Neil Kryzak and Aaron J. Hoelscher, having a filing date the same as the present patent application. The 8b/10b decoding module 86 will be further described with reference to Figures 6, 8, 9-, 12, and 13.

**[0044]** The programmable storage module 74 may buffer the data it receives from multiplexer 90 via the elastic store buffer 92 to facilitate channel bonding or pass the data directly to multiplexer 96. The channel bonding module 94 enables the receiver of one programmable multi-gigabit transceiver to be linked or bonded with another receiver within another multi-gigabit transceiver to increase the effective serial data rate.

**[0045]** The programmable decode and verify module 76 receives the output of multiplexer 96 and passes it directly as the receive data word 56 in accordance with setting 62, processes the data via a receive CRC module 100 and provides  
5 that as the output, or decodes it via the 64b/66b decoding module 98. The 64b/66b decode module 98 is further described in co-pending patent application entitled "FRAMING OF TRANSMIT ENCODED DATA AND LINEAR FEEDBACK SHIFTING" by Joseph Neil Kryzak and Aaron J. Hoelscher, having a filing  
10 date the same as the present patent application.

**[0046]** As one of average skill in the art will appreciate, the programmable receive PCS module 44 is readily programmable via settings 62 to decode the receive parallel data 54 using a variety of decoding schemes, to  
15 process channel bonding, to verify and lock the incoming data, et cetera.

**[0047]** Figure 4 is a schematic block diagram of the programmable transmit PCS module 42 that includes a programmable verify module 110, a programmable encode module  
20 112, a programmable storage module 114, and a programmable scramble module 116. The programmable verify module 110 includes a transmit CRC module 118 and a multiplexer 120. The programmable encode module 112 includes a 64b/66b encoding module 122, an 8b/10b encoding module 124, and a  
25 multiplexer 126. The programmable storage module 114 includes an elastic storage buffer 128 and a multiplexer 130. The programmable scramble module 116 includes a scramble module 132, a gearbox module 134, and a PMA converter 136.

**[0048]** The programmable verify module 110 is operably coupled to receive the transmit data words 46 and either pass them directly to the programmable encoding module 112 or perform a cyclic redundancy check upon them. The transmit PMA\_PCS interface setting 60 indicates whether the  
35 transmit data words 46 will be directly passed to the programmable encode module 112 or be subject to a cyclic

redundancy check. The programmable encoding module 112, based on setting 60, either encodes the data received from the programmable verify module 110 via the 8b/10b encoder 124, the 64b/66b encoder 122 or passes the data directly to the programmable storage module 114. The 64b/66b encoder 122 is further described in co-pending patent application entitled "FRAMING OF TRANSMIT ENCODED DATA AND LINEAR FEEDBACK SHIFTING" by Joseph Neil Kryzak and Aaron J. Hoelscher, having a filing date the same as the present patent application. The 8b/10b encoder 124 will be more fully described with reference to Figures 5, 7, 9, 10, and 11.

**[0049]** The programmable storage module 114, based on setting 60, either passes the data that it receives from the programmable encode module 112 or stores it in the elastic storage buffer 128. The elastic storage buffer 128 allows for differing time rates between the transmit data words 46 and the transmit parallel data 48. For example, if the transmit data words 46 are 1-byte words at a rate of 500 megahertz and the transmit parallel data 48 is 2-bytes width at 300 megahertz, the data-per-cycle rate is different between the transmit data words 46 and the transmit parallel data 48. Accordingly, the elastic storage buffer 128 allows for data to accumulate in the elastic storage buffer and thus accommodate the differing data-per-rate discrepancies between the transmit data word 46 and the transmit parallel data 48.

**[0050]** The programmable scramble module 116 receives the output of multiplexer 130 and either passes it directly to the PMA converter 136 to produce the transmit parallel data 48 based on control signals or scrambles the data via the scramble module 132 and the gearbox module 134. The controls for the PMA converter 136 include polarity of the parallel data 48 and an indication of which path the data will be received from.



**[0051]** As one of average skill in the art will appreciate, the programmable transmit PCS module 42 may be programmed in a variety of ways to directly pass the transmit data words 46, encode them, scramble them, buffer them, et cetera. As such, with a wide diversity in programming abilities, the programmable transmit PCS module 42 as well as the entire programmable multi-gigabit transceiver may be programmed in accordance with many standards.

**[0052]** Figure 5 is a schematic block diagram of an 8-bit/10-bit encoder 124 that receives parallel data bytes 152 via interface 140. The interface 140 splits a byte of parallel data into a 5-bit section and a 3-bit section. The 5-bit section is provided to a 5-bit/6-bit functional module 142 and the 3-bit section is provided to a 3-bit/4-bit functional module 144. The 5-bit/6-bit functional module 142 and 3-bit/4-bit functional module 144 function in accordance with the teachings of the 739 Patent. The 8-bit/10-bit encoder 124 further includes a 6-bit running disparity module 146 and a 4-bit running disparity module 148. The 6-bit running disparity module 146 receives, as inputs, the 5-bit portion of the parallel input byte, a 1<sup>st</sup> possible 6-bit expected running disparity 158, a 2<sup>nd</sup> possible 6-bit expected running disparity 160, and an input running disparity 162. Based on these inputs, the 6-bit running disparity module 146 produces a 6-bit running disparity 168. The functionality of the 6-bit running disparity module 146 will be described in greater detail with reference to Figures 9-11.

**[0053]** The 4-bit running disparity module 148 receives, as inputs, the 1<sup>st</sup> possible 6-bit expected running disparity 158, the 2<sup>nd</sup> possible 6-bit expected running disparity 160, the input running disparity 162, a 2<sup>nd</sup> possible 4-bit expected running disparity 164, a 1<sup>st</sup> possible 4-bit expected running disparity 166, and the 3-bits of the parallel data byte 152. From these inputs, the 4-bit running disparity module 148 produces a 4-bit disparity 170, which corresponds to the

output running disparity 172 for this particular encoder 124. Note that the interface 140 receives control 156 that controls the providing of the 5 bits and 3 bits to the modules 142 and 144 and further facilitates the encoding process in accordance with the teachings of the 739 Patent.

**[0054]** The encoding switch 150 of encoder 124 is operably coupled to receive the encoded 6-bits (from 5-bit/6-bit functional module 142), the encoded 4-bits (from 3-bit/4-bit functional module 144), the 6-bit running disparity 168 (from 6-bit running disparity module 146), and the 4-bit running disparity 170 (from 4-bit running disparity module 148) to produce a 10-bit encoded data word 174.

**[0055]** Figure 6 is a schematic block diagram of an 8-bit/10-bit decoder 86 that includes interface 180, 6-bit/5-bit functional module 182, 4-bit/3-bit functional module 184, the 6-bit running disparity module 146, the 4-bit running disparity module 148, and an decoding switch 186. The functionality of the 6-bit running disparity 146 and the 4-bit running disparity 148 are as previously discussed with reference to Figure 5 and as will be further described with reference to Figures 9-13.

**[0056]** The 6-bit/5-bit functional module 182 receives 6-bits of the 10-bit encoded input 188 via the interface 180 under the control of control signals 190 and produces therefrom a 5-bit digital value. The 4-bit/3-bit function module 184 receives 4-bits of the 10-bit encoded input 188 via interface 180 under the control of control signals 190 to produce 3-bits of digital information.

**[0057]** The decoding switch 186 receives the 5-bits of decoded information (from 6-bit/5-bit functional module 182), the 3-bits of decoded information (from 4-bit/3-bit functional module 184), the 6-bit running disparity 168 (from 6-bit running disparity module 146) and the 4-bit running disparity 170 (from 4-bit running disparity module 148) to produce an 8-bit decoded data value 192.

**[0058]** Figure 7 is a schematic block diagram of 32-bit/40-bit encoding in accordance with the present invention. As shown, to achieve 32-bit/40-bit encoding four 8-bit/10-bit encoders 124A, 124B, 124C, and 124D function in parallel on the input data and are coupled in a daisy-chain manner for the running disparity. In this instance, each of the encoders 124A, B, C and D may be in different multi-gigabit transceivers as shown in Figure 1 or within the same multi-gigabit transceiver. As shown, each encoder 124A, B, C and D receive parallel data bytes 152, each of which corresponds to 8-bits of a 32-bit input, and output a 10-bit encoded data value 174, each of which corresponds to 10 bits of a 40-bit encoded output.

**[0059]** In addition, each encoder 124A, B, C and D receives an input running disparity 162 as the output running disparity 172 from the preceding encoder in the daisy-chain. For example, the input running disparity 162 for encoder 124A is the output running disparity 172 of encoder 124D. By utilizing the running disparity calculations via the modules 146 and 148 as shown in Figures 5 and 6, the time to calculate the running disparity is substantially reduced. For example, if the multi-gigabit transceiver is implemented in 0.18 micron CMOS technology, the time to calculate a running disparity is approximately one-half of a nanosecond. As such, each 8-bit/10-bit encoder may receive parallel input data at up to a 2 gigahertz rate if the limiting factor were the running disparity.

**[0060]** Figure 8 is a schematic block diagram of 32-bit/40-bit decoding in accordance with the present invention. In this embodiment, four 8-bit/10-bit decoders 86A, B, C and D operate in parallel with respect to a 40-bit encoded input and are coupled in a daisy chain fashion with respect to the running disparity. Each decoder 86A, B, C and D receives a 10-bit encoded input 188, which is a portion of the 40-bit encoded input, and produces therefrom

an 8-bit decoded data value 192. As shown, the input running disparity 162 for one decoder corresponds to the output running disparity 172 of the preceding decoder in the daisy chain. For example, the input running disparity 162  
5 for decoder 86C is the output running disparity 172 of decoder 86B. Note that each of the decoders 86A, B, C and D may be in the same multi-gigabit transceiver or different multi-gigabit transceivers.

**[0061]** Figure 9 illustrates a functional diagram for  
10 generating, in parallel, the 4-bit running disparity and the 6-bit running disparity. As shown, the determination of the 4-bit running disparity 170 and the 6-bit running disparity 168 may be done via a selection process using multiplexers 200-206.

**[0062]** The 6-bit running disparity 168 corresponds to  
15 either the 1<sup>st</sup> possible 6-bit expected running disparity 158 or the 2<sup>nd</sup> possible 6-bit expected running disparity 160 based on the value of the input running disparity 162. For example, the 1<sup>st</sup> possible 6-bit expected running disparity  
20 158 may be positive and the 2<sup>nd</sup> possible 6-bit expected running disparity may be negative. Thus, if the input running disparity is positive, the 1<sup>st</sup> possible 6-bit expected running disparity 158 is selected and if the input running disparity 162 is negative the 2<sup>nd</sup> possible 6-bit  
25 expected running disparity 160 is selected.

**[0063]** The 4-bit running disparity 170, which corresponds  
to the output running disparity 172, is produced via multiplexers 202-206. As shown, multiplexers 202 and 204  
30 each receive a 1<sup>st</sup> possible 4-bit expected running disparity 166 and the 2<sup>nd</sup> possible 4-bit expected running disparity 164. For example, the 1<sup>st</sup> possible 4-bit expected running disparity 166 may be positive and the 2<sup>nd</sup> possible 4-bit expected running disparity 164 may be negative. The  
selection for the output of the multiplexer 202 is based on  
35 the value of the 1<sup>st</sup> possible 6-bit expected running disparity 158, and the selection for multiplexer 204 is

based on the 2<sup>nd</sup> possible 6-bit expected running disparity 160. Note that the expected 4-bit running disparity and 6-bit running disparity correspond to the expected running disparities provided in Tables I and II of the 739 Patent.

5 Thus, for example, the value listed in the expected running value column (column D-1 of Table I of the 739 Patent) may be the 1<sup>st</sup> possible 6-bit expected running disparity 158 and the 2<sup>nd</sup> possible 6-bit expected running disparity 160 corresponds to the opposite of the value listed in Column D-1. Similarly, the 1<sup>st</sup> possible 4-bit expected running disparity 166 may corresponds to the value indicated in the D-1 Column of Table II and the 2<sup>nd</sup> possible 4-bit expected running disparity 164 corresponds to the opposite value.

15 **[0064]** The multiplexer 206 receives the outputs from multiplexers 204 and 206 and selects one of them based on the current value of the input running disparity 162 to produce the output running disparity 172.

20 **[0065]** Figure 10 is a logic diagram of a method for 8-bit/10-bit encoding that begins at Step 210 where an input running disparity is received. The process then proceeds to Step 212 where an 8-bit digital input is received, wherein the 8-bit digital input includes a 5-bit digital input portion and a 3-bit digital input portion. The process then proceeds to Step 214 where a 6-bit running disparity and a 4-bit running disparity are determined in parallel. The 6-bit running disparity is based on a 1<sup>st</sup> possible 6-bit expected running disparity value, a 2<sup>nd</sup> possible 6-bit expected running disparity value, the input running disparity, and the 5-bit digital input portion. The 4-bit running disparity is based on the 1<sup>st</sup> possible 6-bit expected running disparity value, the 2<sup>nd</sup> possible 6-bit expected running disparity value, a 1<sup>st</sup> possible 4-bit expected running disparity value, a 2<sup>nd</sup> possible 4-bit expected running disparity value, the input running disparity value, and the 3-bit digital input portion.

35

**[0066]** The determination of the 6-bit running disparity may be done by selecting the 1<sup>st</sup> possible 6-bit expected running disparity as the 6-bit running disparity when the input running disparity is in a 1<sup>st</sup> state and the 5-bit digital input portion is within a 1<sup>st</sup> set of digital values. The 6-bit running disparity may also be determined by selecting the 2<sup>nd</sup> possible 6-bit expected running disparity as the 6-bit running disparity when the input running disparity is in a 2<sup>nd</sup> state and the 5-bit digital input portion is within the 1<sup>st</sup> set of digital values. The 6-bit running disparity may also be determined by setting the 6-bit running disparity to substantially equal the input running disparity when the 5-bit digital input portion is within a 2<sup>nd</sup> set of values (i.e., the 5-bit input values that have a don't-care for the expected running disparity).

**[0067]** The 4-bit running disparity may be determined by selecting the 1<sup>st</sup> possible 4-bit expected running disparity as a 1<sup>st</sup> intermediate 4-bit expected running disparity when the 1<sup>st</sup> possible 6-bit expected running disparity is in a 1<sup>st</sup> state. The 2<sup>nd</sup> possible 4-bit expected running disparity may be selected as the 1<sup>st</sup> intermediate 4-bit expected running disparity when the 1<sup>st</sup> possible 6-bit expected running disparity is in a 2<sup>nd</sup> state. This may correspond to the functionality of multiplexer 202 as shown in Figure 9. The 1<sup>st</sup> possible 4-bit expected running disparity may be selected as a 2<sup>nd</sup> intermediate 4-bit expected running disparity when the 2<sup>nd</sup> possible 6-bit expected running disparity is in a 1<sup>st</sup> state. The 2<sup>nd</sup> possible 4-bit expected running disparity may be selected as the 2<sup>nd</sup> intermediate 4-bit expected running disparity where the 2<sup>nd</sup> possible 4-bit expected running disparity is in a 2<sup>nd</sup> state. This corresponds to the functionality of multiplexer 204 of Figure 9. The 1<sup>st</sup> intermediate 4-bit expected running disparity may be selected as the 4-bit running disparity when the input running disparity is in a 1<sup>st</sup> state. The 2<sup>nd</sup> intermediate 4-bit expected running disparity may be selected as the 4-bit

running disparity when the input running disparity is in a 2<sup>nd</sup> state. This corresponds to the functionality of multiplexer 206 of Figure 9.

**[0068]** The process then proceeds to Step 216 where a 6-bit digital output is determined based on the 6-bit running disparity and the 5-bit digital input. This may be done by establishing the 6-bit digital output from the digital input portion when the 5-bit digital input portion is of a value within a 1<sup>st</sup> set of values. The 6-bit digital output may also be determined by equating a 1<sup>st</sup> 6-bit digital value as the 6-bit digital output when the 6-bit running disparity is in a 1<sup>st</sup> state and the 5-bit digital input portion is of a value within a 2<sup>nd</sup> set of values. The 6-bit digital output may also be determined by equating a 2<sup>nd</sup> 6-bit digital value as the 6-bit digital output when the 6-bit running disparity is in a 2<sup>nd</sup> state and the 5-bit digital input is of a value in the 2<sup>nd</sup> set of values. Accordingly, with reference to Table I of the 739 Patent, the values of the 5-bit input within the 1<sup>st</sup> set of values correspond to the values having a don't-care for the expected 6-bit running disparity, which is indicated in Column D-1. For digital values in the 2<sup>nd</sup> set of values for the 5-bit input, which corresponds to the digital inputs that do have a + or - indicated for the expected 6-bit running disparity in Column D-1, the 1<sup>st</sup> 6-bit digital value corresponds to the value in the Column labeled a-i and the 2<sup>nd</sup> 6-bit digital value corresponds to the values in the alternate a-i Column.

**[0069]** The process then proceeds to Step 218 where a 4-bit digital output is determined based on the 4-bit running disparity and the 3-bit digital input portion. The resulting 6-bit digital output and the 4-bit digital output provide a 10-bit encoded digital output. The determination of the 4-bit digital output may be done by establishing the 4-bit digital output from the 3-bit digital input portion when the 3-bit digital input portion is of a value within a 1<sup>st</sup> set of values. The 4-bit digital output may also be

determined by equating a 1<sup>st</sup> 4-bit digital value as the 4-bit digital output when the 4-bit running disparity is in a 1<sup>st</sup> state and a 3-bit digital input portion is of a value within a 2<sup>nd</sup> set of values. Further, the 4-bit digital output may  
5 be determined by equating a 2<sup>nd</sup> 4-bit digital value as the 4-bit digital output when the 4-bit running disparity is in a 2<sup>nd</sup> state and the 3-bit digital input portion is of a value in the 2<sup>nd</sup> set of values. With reference to Table II of the  
10 739 Patent, the 3-bit digital input portion that are within the 1<sup>st</sup> set are those values having an expected running disparity, as shown in Column D-1, of don't-care. The 3-bit digital input portions having a + or - in the expected running disparity Column D-1 are those values within the 2<sup>nd</sup> set of values. The 1<sup>st</sup> 4-bit digital value may correspond to  
15 the digital value in the f, g, h, j Column and the 2<sup>nd</sup> 4-bit digital value may correspond to the alternate f, g, h, j Column.

**[0070]** Figure 11 is a logic diagram of a method for parallel 8b/10b encoding that begins at Step 220 by  
20 receiving an N by 8-bit digital input. The N corresponds to an integer number that indicates the number of 8-bit digital inputs that are being processed in parallel. For example, for a 32-bit digital input N is 4.

**[0071]** The process then proceeds to Step 222 where 8-bit/10-bit encoding of N 8-bit input values of the N by 8-bit digital input is performed in parallel based on a  
25 plurality of running disparities. Each of the N 8-bit digital input values includes a 5-bit digital input portion and a 3-bit digital input portion.

**[0072]** The process then proceeds to Step 224 where a running disparity calculation is performed in series for each of the N 8-bit digital input values to produce the plurality of running disparities. The performance of the running disparity calculation for one of the N bit digital  
35 input values includes determining, in parallel a 4-bit



running disparity and a 6-bit running disparity, which was described with reference to Figure 10.

**[0073]** Figure 12 is a logic diagram of a method for 8b/10b decoding that begins at Step 230 by receiving an input running disparity. The process then proceeds to Step 232 where a 10-bit encoded data word is received that includes a 6-bit portion and a 4-bit portion. The process then proceeds to Step 234 where a 6-bit running disparity and a 4-bit running disparity are determined in parallel. This is a similar process as to Step 214 of Figure 10.

**[0074]** The process then proceeds to Step 236 where a 5-bit decoded value is determined based on the 6-bit running disparity and the 6-bit portion. The process then proceeds to Step 238 where a 3-bit decoded value is determined based on the 4-bit running disparity and the 4-bit portion. With reference to Tables IV and V of the 739 Patent, one can readily determine how the 5-bit decoded value and 3-bit decoded value are obtained.

**[0075]** Figure 13 is a logic diagram of a method for parallel 8-bit/10-bit decoding that begins at Step 240 where an N by 10-bit digital input is received. The N is an integer number that corresponds to the number of parallel 8-bit/10-bit decoding processes that are being performed. For example, if a 40-bit digital input is received, N=4 such that the 40-bit digital input value includes four 10-bit digital inputs.

**[0076]** The process then proceeds to Step 242 where 10-bit/8-bit decoding of the N 10-bit input values is performed in parallel based on a plurality of running disparities for the N by 10-bit digital input. Each of the N 10-bit digital input values includes a 6-bit digital input portion and a 4-bit digital input portion.

**[0077]** The process then proceeds to Step 244 where a running disparity calculation is performed in series for each of the N 10-bit input values to produce the plurality of running disparities. The performance of the running

disparity calculation for one of the plurality of running disparities includes determining, in parallel, a 6-bit running disparity and a 4-bit running disparity.

5     **[0078]**     The preceding discussion has presented a method and apparatus for 8-bit/10-bit encoding/decoding and parallel 8-bit/10-bit encoding/decoding. By efficiently calculating the running disparity, the time to calculate the running disparity is substantially reduced. By reducing the time to calculate the running disparity, the data rates for  
10   8-bit/10-bit decoding may be increased. As one of average skill in the art will appreciate, other embodiments may be derived from the teaching of the present invention without deviating from the scope of the claims.